SVD Silicon Valley Disposition logomark
44_0_1460350183.jpg
44_1_1460350183.jpg
44_2_1460350183.jpg
44_3_1460350183.jpg
44_4_1460350183.jpg
44_5_1460350183.jpg
44_6_1460350183.jpg
44_7_1460350183.jpg
44_8_1460350183.jpg
44_9_1460350183.jpg
44_10_1460350183.jpg
44_11_1460350183.jpg
44_12_1460350183.jpg
44_13_1460350183.jpg
44_14_1460350183.jpg
44_16_1460350184.jpg
44_17_1460350184.jpg
44_18_1460350184.jpg
44_19_1460350184.jpg
44_20_1460350184.jpg
44_21_1460350184.jpg
44_22_1460350184.jpg
44_23_1460350184.jpg
44_24_1460350184.jpg
44_25_1460350184.jpg
44_26_1460350184.jpg
44_27_1460350184.jpg
44_28_1460350184.jpg
44_29_1460350184.jpg
44_30_1460350184.jpg
44_31_1460350184.jpg
44_32_1460350184.jpg
44_33_1460350184.jpg
44_34_1460350184.jpg
1 / 34

Tabula Global Online Auction

Auction sale completed
Servers, Storage, Networking Equipment, Desktop, Notebooks and Misc IT Equipment, Electronic Test and Measurement inlcuding Oscilloscopes, DMMMs form brands like Logic Analyzers, Agilent, Tektronics, HP
Auction Dates: Mar 2–3, 2015
Address:
Santa Clara, CA
Auctioneer Fee: 15% Buyers Premium
Share Event:

Company Overview

  • logo_header_Tabula_1459974013.jpg

    Tabula develops ABAX, a family of three-dimensional integrated circuits. The company's field-programmable gate array (FPGA) chips are marketed as 3-D programmable logic devices or 3PLDs. The chips have 220-630 thousand 4-input lookup table (LUT) from the user point of view and are capable of working at 1.6 GHz physical clock speed. They also contain up to 1280 digital signal processing (DSP) blocks with 18x18 multipliers with pre-adder; up to 920 GPIO pins and 48 SerDes channels (up to 6.5 Gbit/s). ABAX are produced using 40 nm TSMC process and packaged in flip-chip packages with 1936 or 1156 pins.

State Compliance

  • 1. Auctioneer/Auction Surety Bond Number 100178167
  • 2. The auction is being conducted in compliance with Section 2328 of the Commercial Code, Section 535 of the Penal Code, and the provisions of the California Civil Code.